Building a Multi-Level CPU Cache simulator in CPP: From 3-Dim Tensor Addresses to L1/L2 Cache Misses and DRAM Traffic